







Cloud based Analog IC Design Hackathon

This is to certify that

Bishal Kumar Gupta

from

Defense Institute of Advanced Technology (in collaboration with NIELIT Calicut)

has designed the circuit

Design of CMOS based Charge Pump Phase Lock Loop with 28nm Technology

using Synopsys Custom Compiler Platform
She/He has performed an Outstanding/Excellent/Very Good/ Good work.

This program was conducted between 15 February - 1 March 2022 as an initiative of IIT Hyderabad, which has been sponsored by Synopsys in association with VLSI System Design (VSD) Pvt.

Dr Ashudeb Dutta

Program Co-Ordinator, IIT Hyderabad

Dr B Umashankar

Chair CCE, IIT Hyderabad

Jecemeshanker