







Cloud based Analog IC Design Hackathon

This is to certify that

PATNALA V VENKATA SIVA JYOTHI SAGAR

from

PUNJAB ENGINEERING COLLEGE

has designed the circuit

DESIGN OF 2:1 MULTIPLEXER USING CMOS LOGIC in 28nm

using Synopsys Custom Compiler Platform
She/He has performed an Outstanding/Excellent/Very Good/Good work.

This program was conducted between 15 February - 1 March 2022 as an initiative of IIT Hyderabad, which has been sponsored by Synopsys in association with VLSI System Design (VSD) Pvt.

Dr Ashudeb Dutta

Program Co-Ordinator, IIT Hyderabad

Dr B Umashankar Chair CCE, IIT Hyderabad

Jecemashanker