







## Cloud based Analog IC Design Hackathon

This is to certify that

Jitendra Singh Bisht from

Bipin Tripathi Kumaon Institute of Technology

has designed the circuit

Pseudo Dynamic Latched Comparator

using Synopsys Custom Compiler Platform
She/He has performed an Outstanding/Excellent/Very Good/Good work.

This program was conducted between 15 February - 1 March 2022 as an initiative of IIT Hyderabad, which has been sponsored by Synopsys in association with VLSI System Design (VSD) Pvt.

**Dr Ashudeb Dutta** 

Program Co-Ordinator, IIT Hyderabad

**Dr B Umashankar** Chair CCE, IIT Hyderabad

Jecemeshanker